

FIG.2




FIG. 3




FIG.4




FIG.5




FIG.6A




FIG.6B




FIG.7




FIG.8






FIG.9




FIG.10




FIG.11A




FIG.11B




FIG.11C




FIG.12A




FIG.12B




FIG.13A

(PROTOTYPE)




FIG.13B

(PROPOSED MODIFICATION)




FIG.14

	OUTPUT DATA PATTERN								G
	[0:7]	[8:15]	[16:23]	[24:31]	[32:39]	[40:47]	[48:55]	[56:63]	
CONTROL PATTERN 1	all'0'	all'0'	all'0'	all'0'	all'0'	all'0'	all'0'	byte0	
CONTROL PATTERN 2	all'0'	all'0'	all'0'	all'0'	all'0'	all'0'	byte0	byte1	
CONTROL PATTERN 3	all'0'	all'0'	all'0'	all'0'	byte0	byte1	byte2	byte3	
CONTROL PATTERN 4	byte0	byte1	byte2	byte3	byte0	byte1	byte2	byte3	
CONTROL PATTERN 5	byte0	byte1	byte2	byte3	byte4	byte5	byte6	byte7	



The diagram illustrates a 2-to-1 multiplexer circuit. It features two input signals, *sel0* and *i0*, and two data inputs, *s0* and *s1*. The output is *o0*. The circuit is composed of two inverters, *inv1* and *inv0*, and two CMOS transistors, *pt0* and *gp*. The *sel0* signal is inverted by *inv1* to produce *g0 'H'*. The *i0* signal is connected to the gates of both transistors *pt0* and *gp*. The *s0* signal is connected to the source of *pt0* and the drain of *gp*. The *s1* signal is connected to the source of *gp* and the drain of *pt0*. The output *o0* is taken from the common drain connection of the two transistors, which is also connected to the input of inverter *inv0*. The output of *inv0* is connected back to the gate of *gp* through a node labeled *n0*. The gates of both transistors are also connected to a common node labeled *d0*, which is connected to the input of *inv1*. The gates of both transistors are also connected to a common node labeled *t0*, which is connected to the input of *inv0*. The gates of both transistors are also connected to a common node labeled *t1*, which is connected to the input of *inv1*. The gates of both transistors are also connected to a common node labeled *d1*, which is connected to the input of *inv0*.



FIG.18




FIG.19




FIG.20




FIG.21




FIG.22




FIG.23A




FIG.23B




FIG.24

